

General Description


This Trench MOSFET has better characteristics, such as fast switching time, low on resistance, low gate charge and excellent avalanche characteristics. It is mainly suitable for DC/DC Converter, Synchronous Rectification and a load switch in battery powered applications

FEATURES

- Split Gate Trench Technology
- Ultra low on-resistance
- Ultra Low gate charge (typ. $Q_g=78.0\text{nC}$)
- Periodic avalanche rated
- Fully isolated package (2500 V_{AC} : 1 minute)
- Pb-free lead plating; RoHS compliant
- Qualified according to JEDEC
- Ideal for high-frequency switching and synchronous rectification

MAIN PARAMETER

V_{DSS}	100	V
$R_{DS(ON)} (\text{Max})@V_{GS}=10\text{V}$	4.5	$\text{m}\Omega$
I_D	80	A

MAXIMUM RATING ($T_c=25^\circ\text{C}$)

CHARACTERISTIC		SYMBOL	RATING	UNIT
Drain-Source Voltage		V_{DSS}	100	V
Gate-Source Voltage		V_{GSS}	± 20	V
Drain Current	@ $T_c=25^\circ\text{C}$	I_D	80	A
	@ $T_c=100^\circ\text{C}$		51	
	Pulsed (Note 1)	I_{DP}	320*	
Single Pulsed Avalanche Energy (Note 2)		E_{AS}	184	mJ
Repetitive Avalanche Energy (Note 1)		E_{AR}	4.5	mJ
Peak Diode Recovery dv/dt (Note 3)		dv/dt	4.5	V/ns
Drain Power Dissipation	$T_c=25^\circ\text{C}$	P_D	50	W
	Derate above 25°C		0.4	W/ $^\circ\text{C}$
Maximum Junction Temperature		T_j	150	$^\circ\text{C}$
Storage Temperature Range		T_{stg}	-55 ~ 150	$^\circ\text{C}$
Thermal Characteristics				
Thermal Resistance, Junction-to-Case	@ $T_c=25^\circ\text{C}$	R_{thJC}	2.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient	@ $T_A=25^\circ\text{C}$	R_{thJA}	62.5	$^\circ\text{C}/\text{W}$

* : Drain current limited by maximum junction temperature.

KUS045N10FA

ELECTRICAL CHARACTERISTICS (T_J=25°C)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Static						
Drain-Source Breakdown Voltage	BV _{DSS}	I _D =250μA, V _{GS} =0V	100	-	-	V
Breakdown Voltage Temperature Coefficient	ΔBV _{DSS} /ΔT _j	I _D =250μA, Referenced to 25°C	-	0.05	-	V/°C
Drain Cut-off Current	I _{DSS}	V _{DS} =100V, V _{GS} =0V,	-	-	10	μA
Gate Threshold Voltage	V _{th}	V _{DS} =V _{GS} , I _D =250μA	2.0	-	4.0	V
Gate Leakage Current	I _{GSS}	V _{GS} =± 20V, V _{DS} =0V	-	-	± 100	nA
Drain-Source ON Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =40A	-	3.9	4.5	mΩ
Dynamic						
Total Gate Charge	Q _g	V _{DS} =80V, I _D =80A V _{GS} =10V (Note4,5)	-	78	-	nC
Gate-Source Charge	Q _{gs}		-	31	-	
Gate-Drain Charge	Q _{gd}		-	18	-	
Turn-on Delay time	t _{d(on)}	V _{DD} =50V I _D =80A R _G =25Ω (Note4,5)	-	74	-	ns
Turn-on Rise time	t _r		-	79	-	
Turn-off Delay time	t _{d(off)}		-	153	-	
Turn-off Fall time	t _f		-	59	-	
Input Capacitance	C _{iss}	V _{DS} =25V, V _{GS} =0V, f=1.0MHz	-	5320	-	pF
Output Capacitance	C _{oss}		-	2420	-	
Reverse Transfer Capacitance	C _{rss}		-	148	-	
Source-Drain Diode Ratings						
Continuous Source Current	I _S	V _{GS} <V _{th}	-	-	35	A
Pulsed Source Current	I _{SP}		-	-	140	
Diode Forward Voltage	V _{SD}	I _S =35A, V _{GS} =0V	-	-	1.4	V
Reverse Recovery Time	t _{rr}	I _S =80A, V _{GS} =0V,	-	97	-	ns
Reverse Recovery Charge	Q _{rr}	dI _S /dt=100A/μs	-	0.25	-	μC

Note 1) Repetivity rating : Pulse width limited by junction temperature.


Note 2) L = 33μH, I_S=80A, V_{DD}=50V, R_G=25Ω, Starting T_J=25°C.

Note 3) I_S≤ 80A, V_{DD}≤ BV_{DSS}, Starting T_J=25°C.

Note 4) Pulse Test : Pulse width ≤ 300μs, Duty Cycle ≤ 2%.

Note 5) Essentially independent of operating temperature.

MARKING



- ① KEC LOGO
- ② PRODUCT NAME
- ③ LOT NO.

Fig1. $I_D - V_{DS} - I$




Fig2. $I_D - V_{DS} - II$




Fig3. $I_D - V_{GS}$




Fig4. $R_{DS(ON)} - I_D$




Fig5. $R_{DS(ON)} - V_{GS}$




Fig6. $R_{DS(ON)} - T_J$




Fig7. $BV_{DSS} - T_j$




Fig 8. $V_{th} - T_j$




Fig9. $I_S - V_{SD} - I$




Fig10. $I_S - V_{SD} - II$




Fig 11. $C - V_{DS}$




Fig12. $Q_g - V_{DS}$




Fig13. $I_D - T_j$




Fig 14. $P_{tot} - T_C$




Fig15. S/W Time - I_D




Fig16. S/W Loss - I_D




Fig17. S/W Time - R_g




Fig18. S/W Loss - R_g




Fig 19. Safe Operation Area




Fig20. Transient Thermal Response Curve (Junction - Case)




Fig21. Transient Thermal Response Curve (Junction - Ambient)




Fig22. Gate Charge




Fig23. Single Pulsed Avalanche Energy




Fig24. Resistive Load Switching







Fig25. Source - Drain Diode Reverse Recovery and dv/dt



PACKAGE OUTLINE



1. Gate
2. Drain
3. Source

*Single Gauge Lead Frame

DIM	MILLIMETERS
A	10.16 ± 0.2
B	15.87 ± 0.2
C	2.54 ± 0.2
D	0.8 ± 0.1
E	∅3.18 ± 0.1
F	3.3 ± 0.1
G	12.57 ± 0.2
H	0.5 ± 0.1
J	13.0 ± 0.5
K	3.23 ± 0.1
L	1.47 MAX
M	1.47 MAX
N	2.54 ± 0.2
O	6.68 ± 0.2
Q	4.7 ± 0.2
R	2.76 ± 0.2